Optimized Design of Branch Predictors Based on Hummingbird E203
DOI:
https://doi.org/10.62051/ijcsit.v6n2.05Keywords:
Hummingbird E203, Dynamic branch predictor, RISC-V, Hybrid predictorAbstract
As the data processed by modern processors becomes increasingly complex, enhancing the computational capabilities of processors has become an unavoidable challenge. In this context, the optimization of branch predictors becomes important. As an open-source and low-power RISC-V processor core, The Hummingbird E203 has demonstrated great potential in the fields of education, academic research, and IoT. However, limited by the lack of prediction accuracy of the static branch predictor, the performance of the Hummingbird E203 also suffers a bit. In order to improve the branch prediction accuracy, this paper optimizes the original branch predictor under the premise of controlling the hardware overhead, and implements four dynamic sub-predictors to improve the performance of Hummingbird E203. The experimental results show that the highest prediction accuracy among the four predictors is the hybrid predictor consisting of the Gshare branch predictor and the local history-based branch predictor. In the test results of Dhrystone and CoreMark, the average prediction accuracy of the hybrid branch predictor has increased by 15.5%, and the score has increased by 1.76%.
Downloads
References
[1] Jiemin Li, Shancong Zhang. Research and Performance optimization of five stage pipelined RISC-V processor [J]. Microelectronics & Computer, 2022, 39(03):78-85.
[2] Egan C, Steven G, Quick P, et al. Two-level branch prediction using neural networks [J]. Journal of Systems Architecture, 2003, 49(12-15):557-570.
[3] Zhenbo Hu. Designing a CPU Step by Step. Beijing: Posts & TelecomPres. 201806.426.
[4] Tianchuan Deng, Zhenbo Hu. An ultra-low-power processor pipeline-structure [J]. Application of Electronic Technique, 2019, 45(06):50-53.
[5] Samuel G. Will RISC-V revolutionize computing? [J]. Communications of the ACM, 2020, 63(5):30-32.
[6] Chang Liu, Yanjun Wu, Jingzheng Wu, et al. Survey on RISC-V System Architecture Research [J]. Journal of Software, 2021, 32(12):3992-4024.
[7] Dawei Li. Backend optimization of Go language compiler forXuantie C910 [D]. Hubei:Huazhong University of Science and Technology, 2023.
[8] Institute of Computing Technology, Chinese Academy of Sciences. Xiangshan: Open-source High-performance RISC-V Processor [EB/OL]. [2025-3-25]. https://github.com/OpenXiangShan/XiangShan
[9] Kaifan Wang, Yinan Xu, Zihao Yu, et al. XiangShan Open-Source High Performance RISC-V Processor Design and Implementation. [J]. Journal of Computer Research and Development, 2023, 60(03):476-493.
[10] Bailey S, Rigge P, Han J, et al. A Mixed-Signal RISC-V Signal Analysis SoC Generator With a 16-nm FinFET Instance. [J]. J. Solid-State Circuits, 2019, 54(10):2786-2801.
[11] Celio C, Chiu P, Asanović K, et al. BROOM: An Open-Source Out-of-Order Processor with Resilient Low-Voltage Operation in 28-nm CMOS [J]. IEEE Micro, 2019, 39(2):52-60.
[12] David Patterson, Andrew Waterman. The RISC-V Reader: An Open Architecture Atlas [M]. Beijing: Publishing House of Electronics Industry: 202401. 239.
[13] Shupeng Pan, Youyao Liu.Reciew of RISC-V Microprocessor and Commercial IP [J]. Integrated Circuits and Embedded Systems, 2020, 20(06):5-8+12.
[14] Nuclei System Technology. Hummingbirdv2 E203 Core and SoC [EB/OL]. [2023-06-13]. https://doc.nucleisys.com/hbirdv2/index.html
[15] A. Waterman, Y. Lee, D.A. Patterson, et al. The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA [R]. Berkeley: EECS Department, University of California at Berkeley, 2014.
Downloads
Published
Issue
Section
License
Copyright (c) 2025 International Journal of Computer Science and Information Technology

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.







