[1]
R. Li, “Analysis of Delay Limitation and Circuit Power Balance Optimisation for CMOS Based Circuits”, TCSISR, vol. 5, pp. 355–360, Aug. 2024, doi: 10.62051/505v3198.