Research and Application of Compute-in-Memory Architectures: RRAM, MRAM, and FeRAM
DOI:
https://doi.org/10.62051/e68jey36Keywords:
Non-volatile Memory; Compute-in-Memory; Neuromorphic Computing; Edge Artificial Intelligence.Abstract
With the rise of data-intensive applications such as artificial intelligence, big data analytics, and edge computing, the performance constraints of traditional memory technologies have become noticeable. Next-generation non-volatile memory devices, including resistive random-access memory (RRAM), magneto resistive random-access memory (MRAM), and ferroelectric random-access memory (FeRAM), are being actively explored to address demands for higher speed, lower power consumption, and greater integration density, especially within compute-in-memory (CIM) architectures. This study offers an overview of the operating principles, material mechanisms, performance characteristics, and reliability difficulties of RRAM, MRAM, and FeRAM. Furthermore, it covers their recent technological developments and illustrative applications in neuromorphic computing, embedded memory, and edge artificial intelligence devices. A comparative examination emphasizes each technology’s advantages: RRAM has high density and multilevel cell potential with cell dimensions down to 4F² and multilevel storage achieving over 7 bits per cell in some prototypes; MRAM features outstanding endurance exceeding 1012 white cycles and write/read energies as low as a few picojoules per bit; FeRAM is famous for its excellent reliability about 50-100ns and low power consumption. The research additionally examines development patterns and future potential for developing memory in advanced information processing systems.
Downloads
References
[1] Furqan Z, Azmadi H F, Bature I U, et al. Resistive random access memory: introduction to device mechanism, materials and application to neuromorphic computing. Discover Nano, 2023, 18(1).
[2] Van-Duong N, Sreeramulu R, Koen W, et al. Recent progress in spin-orbit torque magnetic random-access memory. npj Spintronics, 2024, 2:48.
[3] Jeong-Yoon L, Jaeho S, Seonghyeon C, Jae-Min S, Young-Hee S. A Novel 3D 2TnC FeRAM Architecture and Operation Scheme with Improved Disturbance for High-Bit-Density Dynamic Random-Access Memory. Electronics, 2024, 13(22): 4474.
[4] Alan L. Davis. Computer architecture. IEEE Spectrum, 1983, 20(11): 94-99.
[5] Onur M, Saugata G, Juan G-L, Rachata A. Processing data where it makes sense: Enabling in-memory computation. Microprocessors and Microsystems, 2019, 67: 28-41.
[6] Pietro M, Matteo F, Niccolò L, et al. In-memory computing with emerging memory devices: Status and outlook. APL Machine Learning, 2023, 1(1): 010902.
[7] Deepak P, Pradipta K S, Tseung-Yuen T. A Collective Study on Modeling and Simulation of Resistive Random Access Memory. Nanoscale Research Letters, 2018, 13:8.
[8] Furqan Z, Tengku Zulfikri Azni Z, Fawnizu Azmadi K. Resistive Random Access Memory (RRAM): an Overview of Materials, Switching Mechanism, Performance, Multilevel Cell (mlc) Storage, Modeling, and Applications. Nanoscale Research Letters, 2020, 15:90.
[9] Shoko I, Frank B M, Jim J, Sumit A. Magnetoresistive Random Access Memory: Present and Future. IEEE Transactions on Electron Devices, 2020, 67(4): 1407-1419.
[10] Cai Kaiming, Jin Tianli, Lew Wen Siang. Spin-based magnetic random-access memory for high-performance computing. National Science Review, 2024, 11(3): nwad272.
[11] Liao Jiajia, Dai Siwei, Peng Ren-Ci, et al. HfO2-based ferroelectric thin film and memory device applications in the post-Moore era: A review. Fundamental Research, 2023, 3(3): 332-345.
[12] Wen Wan, Ranjith K, Carsten S, et al. A compute-in-memory chip based on resistive random-access memory. Nature, 2022, 608: 504-512.
[13] Jeonghyun Y, Young-Woong S, Wooho H, et al. A review on device requirements of resistive random access memory (RRAM)-based neuromorphic computing. APL Materials, 2023, 11(9): 090701.
[14] Pietro M, Matteo F, Niccolò L, et al. In-memory computing with emerging memory devices: Status and outlook. APL Machine Learning, 2023, 1(1): 010902.
[15] Tarek S, Sourav C, Nicholas L, et al. First demonstration of in-memory computing crossbar using multi-level Cell FeFET. Nature Communications, 2023, 14:6348.
Downloads
Published
Conference Proceedings Volume
Section
License
Copyright (c) 2025 Transactions on Computer Science and Intelligent Systems Research

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.







